|
|
0f462dfc9d
|
Removed unused pin constraints
|
2018-11-26 16:26:29 +01:00 |
|
|
|
ce4abe0a1d
|
Added VGA_ACTIVE signal
|
2018-11-26 15:12:41 +01:00 |
|
|
|
0621210322
|
Fixed bug where x/y where not 0 indexed
|
2018-11-25 20:47:30 +01:00 |
|
|
|
7b64e027e8
|
Cleanup of Verilog code
|
2018-11-24 20:42:48 +01:00 |
|
|
|
725c9a66e9
|
Adding testbench
|
2018-11-24 19:03:34 +01:00 |
|
|
|
7095ad26df
|
Removed version numbers from verilog modules, Fixed output for RGB so lines are low when there is no active drawing
|
2018-11-21 12:21:28 +01:00 |
|
|
|
95da9bf234
|
Removed version numbers
|
2018-11-20 19:45:37 +01:00 |
|
|
|
1657c9f537
|
Updated userland code
|
2018-11-20 19:41:56 +01:00 |
|
|
|
1d1217609e
|
Added AXI interface
|
2018-11-20 17:22:49 +01:00 |
|
|
|
f65b8535e3
|
Fixed typo and renamed some signals
|
2018-11-19 20:59:35 +01:00 |
|
|
|
7e569c41fe
|
Added foreground and background color
|
2018-11-11 18:55:56 +01:00 |
|
|
|
2619c16c80
|
Added diagram
|
2018-11-11 13:26:19 +01:00 |
|
|
|
7706c8b148
|
Added constrain file with VGA pins on PMOD1
|
2018-11-11 12:36:01 +01:00 |
|
|
|
4ce52c4e2d
|
Added parent module
|
2018-11-11 12:10:40 +01:00 |
|
|
|
22792c1300
|
Original import
|
2018-11-11 10:25:27 +01:00 |
|
