FPGA implementation of a VGA driver Code from https://timetoexplore.net/blog/arty-fpga-vga-verilog-01
Go to file
2018-11-24 19:03:34 +01:00
.gitignore Adding testbench 2018-11-24 19:03:34 +01:00
Makefile Adding testbench 2018-11-24 19:03:34 +01:00
minized_vga.xdc Added AXI interface 2018-11-20 17:22:49 +01:00
overview.graphml Fixed typo and renamed some signals 2018-11-19 20:59:35 +01:00
simplevga_S00_AXI.v Removed version numbers from verilog modules, Fixed output for RGB so lines are low when there is no active drawing 2018-11-21 12:21:28 +01:00
simplevga.v Adding testbench 2018-11-24 19:03:34 +01:00
userland.c Updated userland code 2018-11-20 19:41:56 +01:00
vga640x480.v Adding testbench 2018-11-24 19:03:34 +01:00
vgasquare_tb.v Adding testbench 2018-11-24 19:03:34 +01:00
vgasquare.v Adding testbench 2018-11-24 19:03:34 +01:00