|
7095ad26df
|
Removed version numbers from verilog modules, Fixed output for RGB so lines are low when there is no active drawing
|
2018-11-21 12:21:28 +01:00 |
|
|
1d1217609e
|
Added AXI interface
|
2018-11-20 17:22:49 +01:00 |
|
|
f65b8535e3
|
Fixed typo and renamed some signals
|
2018-11-19 20:59:35 +01:00 |
|
|
7e569c41fe
|
Added foreground and background color
|
2018-11-11 18:55:56 +01:00 |
|
|
4ce52c4e2d
|
Added parent module
|
2018-11-11 12:10:40 +01:00 |
|